Rambus announces availability of PCIe Express 6.0 interface subsystem

Published: Oct 25th 2022, 10:05 GMT   Comments

« press release »


Rambus Delivers PCIe 6.0 Interface Subsystem for High-Performance Data Center and AI SoCs

Highlights:

  • Delivers data rate of up to 64 GT/s for high-performance workloads
  • Supports the full feature set of PCIe 6.0 with PHY support for CXL 3.0
  • Offers complete IP solution optimized for latency, power, and area
  • Provides cutting-edge security to protect valuable data assets

SAN JOSE, Calif. – Oct. 24, 2022 – Rambus Inc. (NASDAQ: RMBS), a premier chip and silicon IP provider making data faster and safer, today announced the availability of its PCI Express® (PCIe®) 6.0 Interface Subsystem comprised of PHY and controller IP. The Rambus PCIe Express 6.0 PHY also supports the latest version of the Compute Express Link™ (CXL™) specification, version 3.0.

“The rapid advancement of AI/ML and data-intensive workloads is driving the continued evolution of data center architectures requiring ever higher levels of performance,” said Scott Houghton, general manager of Interface IP at Rambus. “The Rambus PCIe 6.0 Interface Subsystem supports the performance requirements of next-generation data centers with premier latency, power, area and security.”

The Rambus PCIe 6.0 Interface Subsystem delivers data rates of up to 64 Gigatransfers per second (GT/s) and has been fully optimized to meet the needs of advanced heterogenous computing architectures. Within the subsystem, the PCIe controller features an Integrity and Data Encryption (IDE) engine dedicated to protecting the PCIe links and the valuable data transferred over them. On the PHY side, full support for CXL 3.0 is available to enable chip-level solutions for cache-coherent memory sharing, expansion and pooling.

“PCIe is ubiquitous in the data center and CXL will become increasingly important as companies pursue ever-escalating speeds and bandwidths to support higher levels of performance in next-generation applications,” said Shane Rau, research vice president, Computing Semiconductors at IDC. “As a growing number of chip companies emerge to support new data center architectures, access to high-performance interface IP solutions will be key to enabling the ecosystem.”

Key features of the Rambus PCIe 6.0 Interface Subsystem include:

  • Supports PCIe 6.0 specification including 64 GT/s data rate and PAM4 signaling
  • Implements low-latency Forward Error Correction (FEC) for link robustness
  • Supports fixed-sized FLITs that enable high-bandwidth efficiency
  • Backward compatible to PCIe 5.0, 4.0 and 3.0/3.1
  • State-of-the-art security with an IDE engine (controller)
  • Supports CXL 3.0 for new use models that optimize memory resources (PHY)

« end of the press release »




Comment Policy
  1. Comments must be written in English and should not exceed 1000 characters.
  2. Comments deemed to be spam or solely promotional in nature will be deleted. Including a link to relevant content is permitted, but comments should be relevant to the post topic. Discussions about politics are not allowed on this website.
  3. Comments and usernames containing language or concepts that could be deemed offensive will be deleted.
  4. Comments complaining about the post subject or its source will be removed.
  5. A failure to comply with these rules will result in a warning and, in extreme cases, a ban. In addition, please note that comments that attack or harass an individual directly will result in a ban without warning.
  6. VideoCardz has never been sponsored by AMD, Intel, or NVIDIA. Users claiming otherwise will be banned.
  7. VideoCardz Moderating Team reserves the right to edit or delete any comments submitted to the site without notice.
  8. If you have any questions about the commenting policy, please let us know through the Contact Page.
Hide Comment Policy
Comments