Compute Express Link 3.0 (CXL) specifications released, up to 64GT/s link rate

Published: Aug 2nd 2022, 13:15 GMT   Comments

« press release »


CXL Consortium releases Compute Express Link 3.0 specification to expand fabric capabilities and management

Key highlights:

  • The Compute Express Link™ (CXL™) 3.0 specification introduces fabric capabilities and management, improved memory sharing and pooling, enhanced coherency, and peer-to-peer communication.
  • CXL 3.0 specification doubles the data rate to 64GTs with no added latency over CXL 2.0.
  • The new specification is available to the public.
  • CXL Consortium and its member companies will share key insights on CXL technology during Flash Memory Summit (FMS), August 2-4.

August 2, 2022 – Beaverton, OR – The CXL Consortium, an industry standards body dedicated to advancing Compute Express Link™ (CXL™) technology, today announced the release of the CXL 3.0 specification. The CXL 3.0 specification expands on previous technology generations to increase scalability and to optimize system level flows with advanced switching and fabric capabilities, efficient peer-to-peer communications, and fine-grained resource sharing across multiple compute domains.

“Modern datacenters require heterogenous and composable architectures to support compute intensive workloads for applications such as Artificial Intelligence and Machine Learning – and we continue to evolve CXL technology to meet industry requirements,” said Siamak Tavallaei, president, CXL Consortium. “Developed by our dedicated technical workgroup members, the CXL 3.0 specification will enable new usage models in composable disaggregated infrastructure.”

[CXL Consortium] Introducing Compute Express Link™ (CXL™) 3.0 (8,206 views)

Highlights of the CXL 3.0 specification:

  • Fabric capabilities
    • Multi-headed and Fabric Attached Devices
    • Enhanced Fabric Management
    • Composable disaggregated infrastructure
  • Better scalability and improved resource utilization
    • Enhanced memory pooling
    • Multi-level switching
    • New enhanced coherency capabilities
    • Improved software capabilities
  • Doubles the bandwidth to 64GTs
  • Zero added latency over CXL 2.0
  • Full backward compatibility with CXL 2.0, CXL 1.1, and CXL 1.0

CXL Consortium Presentations at Flash Memory Summit (FMS)

The CXL Consortium will introduce the new CXL 3.0 features at FMS, taking place August 2-4 at the Santa Clara Convention Center. View the FMS agenda for detailed information on the CXL presentations.

Resources:


« end of the press release »




Comment Policy
  1. Comments must be written in English and should not exceed 1000 characters.
  2. Comments deemed to be spam or solely promotional in nature will be deleted. Including a link to relevant content is permitted, but comments should be relevant to the post topic. Discussions about politics are not allowed on this website.
  3. Comments and usernames containing language or concepts that could be deemed offensive will be deleted.
  4. Comments complaining about the post subject or its source will be removed.
  5. A failure to comply with these rules will result in a warning and, in extreme cases, a ban. In addition, please note that comments that attack or harass an individual directly will result in a ban without warning.
  6. VideoCardz has never been sponsored by AMD, Intel, or NVIDIA. Users claiming otherwise will be banned.
  7. VideoCardz Moderating Team reserves the right to edit or delete any comments submitted to the site without notice.
  8. If you have any questions about the commenting policy, please let us know through the Contact Page.
Hide Comment Policy
Comments