AMD Zen4 EPYC “Genoa” to support up to 12-channel 12TB DDR5 memory

Published: 10th Dec 2021, 19:10 GMT   Comments

AMD EPYC Genoa with 12-channel DDR5-5200 memory support

A few days after AMD added Linux patches confirming AMD EPYC Genoa memory configuration, two sources have corroborated the story by sharing yet undisclosed documents. 

The patches confirmed that the AMD EPYC “Genoa” which is based on Zen4 microarchitecture will indeed support 12-channel 1DPC DDR5 memory. However, this is not exactly news at this point, but the first time AMD themselves confirmed it. The reason why this was known for a few months now is that some documents that have been part of the Gigabyte/AMD leak have actually included extensive information on the next-gen EPYC series. Until now, those documents have not been published.

The first document which was posted by Hans de Vries shows a diagram of Titanite 2P2G system with dual Genoa SP5 CPU, each supporting up to twelve DDR5 modules at the same time. We do not know how accurate and up-to-date this diagram is, however one should note that according to this picture, Genoa was expected to support Gen-Z, but in the end, AMD decided to support the CXL standard instead (as pictured above). The Gen-Z Consortium has confirmed it will transfer the specifications of the interface to the CXL consortium, which renders Gen-Z pretty much abandoned at this point. Regardless of whether that’s GenZ or CXL, it will still rely on the PCIe Gen5 standard.

Titanite 2P2G system with dual Genoa SP5 CPU, Source: Hans de Vries

ComputerBase posted a screenshot from the AMD Genoa memory support presentation. It confirms that the next-gen EPYC CPU is to support up to 5200 MT/s through 16-layer memory modules which capacities up to 1.5 TB (LRDIMM type). Interestingly though, the platform is capable of supporting up to 12TB with 3DS RDIMM modules (3DS uses through-silicon vias), however, the speed will be limited to 4000 MT/s.

AMD EPYC Genoa Memory Support, Source: ComputerBase

AMD confirmed that Genoa is now sampling to customers and it is on track to launch in 2022. It will be accompanied by Bergamo based on Zen4c microarchitecture which will be compatible with the SP5 socket and platform.

AMD EPYC Processor Series
7001 “Naples”7002 “Rome”7003 “Milan”
7003 “Milan-X”
7004 “Genoa”7004 “Bergamo”7005 “Turin”
Architecture14nm Zen7nm Zen27nm Zen35nm Zen45nm Zen4cZen5
SocketSP3 (LGA4094)SP3 (LGA4094)SP3 (LGA4094)SP5 (LGA-6096)SP5 (LGA-6096)SP5 (LGA-6096)
4x CCD
8x CCD + 1x I/0
8x CCD + 1x I/O
12x CCD + 1x I/O
12x CCD + 1x I/O
Max Cores
Max Clock
3.8 GHz
3.9 GHz
4.1 GHz
Memory Support
8ch DDR4-2666
8ch DDR4-3200
8ch DDR4-3200
12ch DDR5-5200
12ch DDR5-5200
12ch DDR5-6000
PCIe Lanes
128x Gen3
128x Gen4
128x Gen4
128x Gen5
Max cTDP

Source: ComputerBase, @HansDeVriesNL via TechPowerUP

Comment Policy
  1. Comments must be written in English.
  2. Comments deemed to be spam or solely promotional in nature will be deleted. Including a link to relevant content is permitted, but comments should be relevant to the post topic. Discussions about politics are not allowed on this website.
  3. Comments and usernames containing language or concepts that could be deemed offensive will be deleted. Note this may include abusive, threatening, pornographic, offensive, misleading, or libelous language.
  4. Comments complaining about the article subject or its source will be removed.
  5. A failure to comply with these rules will result in a warning and, in extreme cases, a ban. Please also note that comments that attack or harass an individual directly will result in a ban without warning.
  6. VideoCardz Moderating Team reserves the right to edit or delete any comments submitted to the site without notice.
  7. If you have any questions about the commenting policy, please let us know through the Contact Page.
Hide Comment Policy