AMD EPYC with Zen6 architecture is allegedly codenamed “Venice”

Published: Apr 29th 2022, 21:47 GMT   Comments

Please note that this post is tagged as a rumor.

AMD EPYC “Venice” Zen6 rumors

Some very early rumors on AMD’s first Zen6 designed have emerged.

Tom from Moore’s Law is Dead shared some initial information that he has on the future EPYC implementation of Zen6 architecture. One should note that it is unclear if AMD is even going to keep using Zen naming for its future architecture, but the leaker claims that this information was double-checked and should remain valid for now. This of course does not rule out the possibility of AMD changing their roadmaps in the future.

AMD has only just released its 3rd Gen EPYC update with 3D V-Cache, whereas the EPYC series featuring Zen6 architecture supposedly codenamed “Venice” would arrive 3 generations later. Therefore, it is safe to assume that Venice is a 2024 product at best.

According to the video, EPYC Venice would feature completely redesigned L2/L3 caches and would heavily depend on HBM implementations. At that stage, AMD will probably make use of 3D die stacking technology, so we might be seeing some interesting combinations of large L3 caches and HBM memory working alongside each other.

In terms of specs, not much is known, therefore Zen6 might be using a newer socket and support even faster DDR5 memory variants than Turin. What is clear is that the EPYC 7006 series should feature more than 200 cores, which was already rumored for Zen5 based EPYC.

RUMORED AMD EPYC Processor Series Specifications
VideoCardz7003 “Milan”
7003 “Milan-X” (*)
7004 “Genoa”7004 “Bergamo”7005 “Turin”7006 “Venice”
Architecture7nm Zen35nm Zen45nm Zen4cZen5Zen6
SocketSP3 (LGA4094)SP5 (LGA-6096)SP5 (LGA-6096)SP5 (LGA-6096)TBC
Modules/Chiplets8xCCD + 1xIOD12xCCD + 1xIOD12xCCD + 1xIODTBCTBC
Max Cores
Max Clock
4.1 GHz
L2 Cache Per Core0.5 MB1 MBTBCTBCTBC
L3 Cache Per CCX32 MB / 96 MB (*)32 MBTBCTBCTBC
Memory Channels
Memory Support
PCIe Lanes
128x Gen4
128x Gen5
Max cTDP


The following video is timestamped
[Moore's Law Is Dead] AMD EPYC Venice ZEN 6 Leak, Lovelace Power Segments, AMD ZEN 4, Intel ARC Launch | April Loose Ends (35,011 views)

Comment Policy
  1. Comments must be written in English.
  2. Comments deemed to be spam or solely promotional in nature will be deleted. Including a link to relevant content is permitted, but comments should be relevant to the post topic. Discussions about politics are not allowed on this website.
  3. Comments and usernames containing language or concepts that could be deemed offensive will be deleted.
  4. Comments complaining about the post subject or its source will be removed.
  5. A failure to comply with these rules will result in a warning and, in extreme cases, a ban. In addition, please note that comments that attack or harass an individual directly will result in a ban without warning.
  6. VideoCardz has never been sponsored by AMD, Intel, or NVIDIA. Users claiming otherwise will be banned.
  7. VideoCardz Moderating Team reserves the right to edit or delete any comments submitted to the site without notice.
  8. If you have any questions about the commenting policy, please let us know through the Contact Page.
Hide Comment Policy