AMD EPYC “Genoa” (Zen4) to feature 96 cores across 12 chiplets, 12-channel DDR5 memory and SP5 (LGA6096 socket)

AMD EPYC Genoa gets

New information on future EPYC Genoa.

According to the tweet posted by ExecutableFix, AMD Genoa with Zen4 core architecture would feature up to 96 cores, 192 threads, and 12-channel DDR5 memory. The leaker confirmed that Genoa would utilize DDR5-5200 memory and PCI Gen5.

For the time being, we learned new details on the EPYC Genoa’s SP5 socket. According to the information and pictures shared by ExecutableFix with us, the SP5 would be more square than the SP3 socket. All SP3 based EPYC CPUs were visibly rectangular (LGA4094). Based on the LGA information, the new socket would have around 2002 pins more than the current series.

It is also said that the Zen4 EPYC series would feature 12 chiplets, each with 8 compute cores. Additionally, the Genoa CPUs would have a separate I/O chiplet. This means that AMD is not increasing core count per chiplet, but rather, increasing the number of chiplets in the packaging. It is unclear if the same principle will be applied to desktop and mobile mainstream Ryzen series.

AMD EPYC Genoa mockup, Source: @ExecuFix

With 96 cores, the top EPYC 7004 series CPUs would have a default TDP up to 320W with configurable power draw up to 400W. It is an increase of 40W over the Rome and Milan series.

The Genoa series will be a fourth EPYC generation now expected to debut in 2022. It would compete with Intel Xeon Sapphire Rapids architecture, also confirmed to feature DDR5 and PCI Gen5 support.

AMD had already confirmed that Genoa will arrive by 2022 on a 5nm fabrication node. The new series will be AMD’s first Zen4 server processors:

AMD EPYC Roadmap, Source: AMD

Source: